Tidewater Glacier

Project information

The soft core for the Ice Sea VR headset. Designed to be run on the FPGA of the headset mainboard

verilog Xilinx FPGA

31 Commits
1 Branch
0 Tags

README
CERN Open Hardware Licence Version 2 - Weakly Reciprocal

Created on

June 30, 2024

Loading